

2016 Apollo Lake Ironhide\_APL"

Schematics Document


EMMC

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size	Document Number		Rev
A4	Ironhide_APL		-1M
Date: Wednesday, September 21, 2016		Sheet 1 of	106

# Ironhide\_APL Board Block Diagram

small Board PCB No : 16A08  
Revision : -1m

Project code :4PD0A8010001  
PCB No : 16835  
Revision : -1M



<b>CHARGER</b> HPA02224 44	
<b>INPUTS</b>	<b>OUTPUTS</b>
19V_DCBATOUT	BT+
<b>SYSTEM DC/DC</b> RT6575DGQW 45	
<b>INPUTS</b>	<b>OUTPUTS</b>
19V_DCBATOUT	5V_S5 3D3V_S5
<b>CPU DC/DC</b> RT5073AGQW-GP 46	
<b>INPUTS</b>	<b>OUTPUTS</b>
19V_DCBATOUT	1D8V_S5 1D24V_S5 1D05V_S0
PWR_VDDQ	PWR_VTT
<b>SYSTEM DC/DC</b> RT9610BZQW-GP 47	
<b>INPUTS</b>	<b>OUTPUTS</b>
5V_S5	1V_CPU_VCGI
<b>CPU DC/DC</b> RT9610BZQW-GP 50	
<b>INPUTS</b>	<b>OUTPUTS</b>
5V_S5	1V_CPU_VNN
<b>CPU DC/DC</b> RT9610BZQW-GP 51	
<b>INPUTS</b>	<b>OUTPUTS</b>
5V_S5	PWR_VDDQ
<b>SYSTEM Load switch</b> APE8910 40	
<b>INPUTS</b>	<b>OUTPUTS</b>
5V_S5	5V_S0
3D3V_S5	3V_S0
1D8V_S5	1D8V_S0
<b>SYSTEM DC/DC</b> TL70215 53	
<b>INPUTS</b>	<b>OUTPUTS</b>
3D3V_S5	1D5V_S0

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		
<b>Block Diagram</b>		
Size	Document Number	Rev
Custom	<b>Ironhide APL</b>	<b>-1M</b>
Date:	Wednesday, September 21, 2016	Sheet 2 of 108

SSID = CPU

Blanking

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>(Reserved)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date: Wednesday, September 21, 2016</div>		<div>Sheet 3 of 106</div>	

SSID = CPU

Blanking

































































Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Ironhide APL</div>	Rev <div>-1M</div>
Date: Wednesday, September 21, 2016		Sheet 4 of 106

[illegible]


CPU1		APL_R0C		I-01-23	
M_A_D00	AY02	MEM_CHD_D00MEM_CHD_D0A0		MEM_CHD_D032MEM_CHD_D0B0	AR39 M_A_D032
M_A_D01	AY01	MEM_CHD_D01MEM_CHD_D0A1		MEM_CHD_D033MEM_CHD_D0B1	AV57 M_A_D033
M_A_D02	BE02	MEM_CHD_D02MEM_CHD_D0A2		MEM_CHD_D034MEM_CHD_D0B2	AW37 M_A_D034
M_A_D03	BO02	MEM_CHD_D03MEM_CHD_D0A3		MEM_CHD_D035MEM_CHD_D0B3	AR37 M_A_D035
M_A_D04	BO03	MEM_CHD_D04MEM_CHD_D0A4		MEM_CHD_D036MEM_CHD_D0B4	AT37 M_A_D036
M_A_D05	AW02	MEM_CHD_D05MEM_CHD_D0A5		MEM_CHD_D037MEM_CHD_D0B5	AT41 M_A_D037
M_A_D06	AW03	MEM_CHD_D06MEM_CHD_D0A6		MEM_CHD_D038MEM_CHD_D0B6	AR41 M_A_D038
M_A_D07	BO02	MEM_CHD_D07MEM_CHD_D0A7		MEM_CHD_D039MEM_CHD_D0B7	AW35 M_A_D039
M_A_D08	AV09	MEM_CHD_D08MEM_CHD_D0A8		MEM_CHD_D040MEM_CHD_D0B8	BJ44 M_A_D040
M_A_D09	AL03	MEM_CHD_D09MEM_CHD_D0A9		MEM_CHD_D041MEM_CHD_D0B9	BO39 M_A_D041
M_A_D010	AL02	MEM_CHD_D010MEM_CHD_D0A10		MEM_CHD_D042MEM_CHD_D0B10	BG40 M_A_D042
M_A_D011	AV08	MEM_CHD_D011MEM_CHD_D0A11		MEM_CHD_D043MEM_CHD_D0B11	BL49 M_A_D043
M_A_D012	AV07	MEM_CHD_D012MEM_CHD_D0A12		MEM_CHD_D044MEM_CHD_D0B12	BG43 M_A_D044
M_A_D013	AT05	MEM_CHD_D013MEM_CHD_D0A13		MEM_CHD_D045MEM_CHD_D0B13	BG44 M_A_D045
M_A_D014	AT04	MEM_CHD_D014MEM_CHD_D0A14		MEM_CHD_D046MEM_CHD_D0B14	BH45 M_A_D046
M_A_D015	AV09	MEM_CHD_D015MEM_CHD_D0A15		MEM_CHD_D047MEM_CHD_D0B15	BH41 M_A_D047
M_A_D016	AV07	MEM_CHD_D016MEM_CHD_D0A16		MEM_CHD_D048MEM_CHD_D0B16	BA34 M_A_D048
M_A_D017	BB07	MEM_CHD_D017MEM_CHD_D0A17		MEM_CHD_D049MEM_CHD_D0B17	BE34 M_A_D049
M_A_D018	BO09	MEM_CHD_D018MEM_CHD_D0A18		MEM_CHD_D050MEM_CHD_D0B18	BD34 M_A_D050
M_A_D019	BF09	MEM_CHD_D019MEM_CHD_D0A19		MEM_CHD_D051MEM_CHD_D0B19	BD37 M_A_D051
M_A_D020	AV04	MEM_CHD_D020MEM_CHD_D0A20		MEM_CHD_D052MEM_CHD_D0B20	BB37 M_A_D052
M_A_D021	AV05	MEM_CHD_D021MEM_CHD_D0A21		MEM_CHD_D053MEM_CHD_D0B21	BE39 M_A_D053
M_A_D022	AV02	MEM_CHD_D022MEM_CHD_D0A22		MEM_CHD_D054MEM_CHD_D0B22	BD39 M_A_D054
M_A_D023	BO08	MEM_CHD_D023MEM_CHD_D0A23		MEM_CHD_D055MEM_CHD_D0B23	BE34 M_A_D055
M_A_D024	BE06	MEM_CHD_D024MEM_CHD_D0A24		MEM_CHD_D056MEM_CHD_D0B24	BJ38 M_A_D056
M_A_D025	BO04	MEM_CHD_D025MEM_CHD_D0A25		MEM_CHD_D057MEM_CHD_D0B25	BJ34 M_A_D057
M_A_D026	BF08	MEM_CHD_D026MEM_CHD_D0A26		MEM_CHD_D058MEM_CHD_D0B26	BO33 M_A_D058
M_A_D027	BE00	MEM_CHD_D027MEM_CHD_D0A27		MEM_CHD_D059MEM_CHD_D0B27	BH03 M_A_D059
M_A_D028	BB00	MEM_CHD_D028MEM_CHD_D0A28		MEM_CHD_D060MEM_CHD_D0B28	BO38 M_A_D060
M_A_D029	BO00	MEM_CHD_D029MEM_CHD_D0A29		MEM_CHD_D061MEM_CHD_D0B29	BH07 M_A_D061
M_A_D030	BA00	MEM_CHD_D030MEM_CHD_D0A30		MEM_CHD_D062MEM_CHD_D0B30	BO37 M_A_D062
M_A_D031	BB04	MEM_CHD_D031MEM_CHD_D0A31		MEM_CHD_D063MEM_CHD_D0B31	BJ04 M_A_D063

CPU		5.0.2
	MEM_CH1_D00MEM_CH1_D0A0	MEM_CH1_D03MEM_CH1_D0B0 
	MEM_CH1_D01MEM_CH1_D0A1	MEM_CH1_D03MEM_CH1_D0B1 
	MEM_CH1_D02MEM_CH1_D0A2	MEM_CH1_D03MEM_CH1_D0B2 
	MEM_CH1_D03MEM_CH1_D0A3	MEM_CH1_D03MEM_CH1_D0B3 
	MEM_CH1_D04MEM_CH1_D0A4	MEM_CH1_D03MEM_CH1_D0B4 
	MEM_CH1_D05MEM_CH1_D0A5	MEM_CH1_D03MEM_CH1_D0B5 
	MEM_CH1_D06MEM_CH1_D0A6	MEM_CH1_D03MEM_CH1_D0B6 
	MEM_CH1_D07MEM_CH1_D0A7	MEM_CH1_D03MEM_CH1_D0B7 
	MEM_CH1_D08MEM_CH1_D0A8	MEM_CH1_D04MEM_CH1_D0B8 
	MEM_CH1_D09MEM_CH1_D0A9	MEM_CH1_D04MEM_CH1_D0B9 
	MEM_CH1_D010MEM_CH1_D0A10	MEM_CH1_D04MEM_CH1_D0B10 
	MEM_CH1_D011MEM_CH1_D0A11	MEM_CH1_D04MEM_CH1_D0B11 
	MEM_CH1_D012MEM_CH1_D0A12	MEM_CH1_D04MEM_CH1_D0B12 
	MEM_CH1_D013MEM_CH1_D0A13	MEM_CH1_D04MEM_CH1_D0B13 
	MEM_CH1_D014MEM_CH1_D0A14	MEM_CH1_D04MEM_CH1_D0B14 
	MEM_CH1_D015MEM_CH1_D0A15	MEM_CH1_D04MEM_CH1_D0B15 
	MEM_CH1_D016MEM_CH1_D0A16	MEM_CH1_D04MEM_CH1_D0B16 
	MEM_CH1_D017MEM_CH1_D0A17	MEM_CH1_D04MEM_CH1_D0B17 
	MEM_CH1_D018MEM_CH1_D0A18	MEM_CH1_D05MEM_CH1_D0B18 
	MEM_CH1_D019MEM_CH1_D0A19	MEM_CH1_D05MEM_CH1_D0B19 
	MEM_CH1_D020MEM_CH1_D0A20	MEM_CH1_D05MEM_CH1_D0B20 
	MEM_CH1_D021MEM_CH1_D0A21	MEM_CH1_D05MEM_CH1_D0B21 
	MEM_CH1_D022MEM_CH1_D0A22	MEM_CH1_D05MEM_CH1_D0B22 
	MEM_CH1_D023MEM_CH1_D0A23	MEM_CH1_D05MEM_CH1_D0B23 
	MEM_CH1_D024MEM_CH1_D0A24	MEM_CH1_D05MEM_CH1_D0B24 
	MEM_CH1_D025MEM_CH1_D0A25	MEM_CH1_D05MEM_CH1_D0B25 
	MEM_CH1_D026MEM_CH1_D0A26	MEM_CH1_D05MEM_CH1_D0B26 
	MEM_CH1_D027MEM_CH1_D0A27	MEM_CH1_D05MEM_CH1_D0B27 
	MEM_CH1_D028MEM_CH1_D0A28	MEM_CH1_D06MEM_CH1_D0B28 
	MEM_CH1_D029MEM_CH1_D0A29	MEM_CH1_D06MEM_CH1_D0B29 
	MEM_CH1_D030MEM_CH1_D0A30	MEM_CH1_D06MEM_CH1_D0B30 
	MEM_CH1_D031MEM_CH1_D0A31	MEM_CH1_D06MEM_CH1_D0B31 

POLLOCK CARE GROUP


	CPU1B		2 OF 23	
<u>M A DQS DPH B883</u>	MEM_CHD_QD9PMEM_CHD_QD9PA0		MEM_CHD_QREFCA	<del>AR33</del>
<u>M A DQS DCH B042</u>	MEM_CHD_QD9NMEM_CHD_QD9NA0	APL_00C	MEM_CHD_VREF00	<del>AT3X</del>
<u>M A DQS DPI A159</u>	MEM_CHD_QD9I1MEM_CHD_QD9PA1		MEM_CHD_BA0MEM_CHD_CA0	<del>B148</del> M A B50
<u>M A DQS DNI A158</u>	MEM_CHD_QD9I1MEM_CHD_QD9NA1		MEM_CHD_BA1MEM_CHD_CA8	<del>B049</del> M A B51
<u>M A DQS DP2 B889</u>	MEM_CHD_QD9I2MEM_CHD_QD9PA2		MEM_CHD_BA2MEM_CHD_CA7	<del>BH57</del> M A B52
<u>M A DQS DND B858</u>	MEM_CHD_QD9N2MEM_CHD_QD9NA2		MEM_CHD_QD0T0MEM_CHD_QD0TA	<del>AW43</del> M A C070
<u>M A DQS DP3 B042</u>	MEM_CHD_QD9S3MEM_CHD_QD9PA3		MEM_CHD_QD0T1MEM_CHD_QD0TB	<del>AW41</del> M A C071
<u>M A DQS DN3 B852</u>	MEM_CHD_QD9S3MEM_CHD_QD9NA3		MEM_CHD_CASMEM_CHD_CAB1	<del>BH47</del> M A CASH
<u>M A DQS DPH AV39</u>	MEM_CHD_QD9S4MEM_CHD_QD9PB0		MEM_CHD_W0RMEM_CHD_CA0	<del>B048</del> M A WER
<u>M A DQS DN AV39</u>	MEM_CHD_QD9S4MEM_CHD_QD9NB0		MEM_CHD_RASMEM_CHD_CAB3	<del>B047</del> M A RASB
<u>M A DQS DP5 B142</u>	MEM_CHD_QD9S5MEM_CHD_QD9PB1		NCTFMEM_CHD_C514B	<del>AT43</del>
<u>M A DQS DN5 B042</u>	MEM_CHD_QD9S5MEM_CHD_QD9NB1		NCTFMEM_CHD_C505B	<del>BH41</del>
<u>M A DQS DP6 B835</u>	MEM_CHD_QD9S6MEM_CHD_QD9PB2		MEM_CHD_C516MEM_CHD_C516A	<del>BB14</del> M A C5B1
<u>M A DQS DN6 B035</u>	MEM_CHD_QD9S6MEM_CHD_QD9NB2		MEM_CHD_C506MEM_CHD_C506A	<del>AR43</del> M A C5B6
<u>M A DQS DP7 B036</u>	MEM_CHD_QD9S7MEM_CHD_QD9PB3		MEM_CHD_C0K1P1MEM_CHD_C0K1P	<del>B846</del> M A C0K1
<u>M A DQS DN7 B035</u>	MEM_CHD_QD9S7MEM_CHD_QD9NB3		MEM_CHD_C0K1N1MEM_CHD_C0K1N	<del>B048</del> M A C0K9
<u>M A A0 B050</u>	MEM_CHD_MA0MEM_CHD_CAB7		MEM_CHD_C0K1P0MEM_CHD_C0K1P	<del>BH45</del> M A C0K0
<u>M A A1 B051</u>	MEM_CHD_MA1MEM_CHD_CAB8		MEM_CHD_C0K1N0MEM_CHD_C0K1N	<del>BH45</del> M A C0K9
<u>M A A2 B051</u>	MEM_CHD_MA2MEM_CHD_CAB5		MEM_CHD_C0K1E1MEM_CHD_C0K1E	<del>BH51</del> M A C0K0
<u>M A A3 B041</u>	MEM_CHD_MA3NCTF_22		NCTFMEM_CHD_C0K1B	<del>BH50</del> M A C0K1
<u>M A A4 B041</u>	MEM_CHD_MA4NCTF_23		NCTFMEM_CHD_C0K1B	<del>BH50</del>
<u>M A A5 B052</u>	MEM_CHD_MA5MEM_CHD_CA02		NCTFMEM_CHD_C0K1E	<del>BH5X</del>
<u>M A A6 B053</u>	MEM_CHD_MA6MEM_CHD_CA00		MEM_CHI_RESETHNCTF_33	<del>AR33</del>
<u>M A A7 B055</u>	MEM_CHD_MA7MEM_CHD_CA03		MEM_CHI_RESETHNCTF_33	<del>AR34</del> DDR3 DRAMRS
<u>M A A8 B043</u>	MEM_CHD_MA8MEM_CHD_CA01		MEM_CHD_QD9PNCTF_28	<del>BH47</del>
<u>M A A9 B052</u>	MEM_CHD_MA9MEM_CHD_CA04		MEM_CHD_QD9INNCTF_30	<del>BH47</del>
<u>M A A10 B049</u>	MEM_CHD_MA10MEM_CHD_CAB6		MEM_CHD_QB7NCTF_35	<del>BH4X</del>
<u>M A A11 B055</u>	MEM_CHD_MA11MEM_CHD_CAA6		MEM_CHD_QB6NCTF_34	<del>BH43</del>
<u>M A A12 B054</u>	MEM_CHD_MA12MEM_CHD_CAA5		MEM_CHD_QB6NCTF_32	<del>AW47</del>
<u>M A A13 B046</u>	MEM_CHD_MA13MEM_CHD_CAB0		MEM_CHD_QB4NCTF_29	<del>AW46</del>
<u>M A A14 B056</u>	MEM_CHD_MA14MEM_CHD_CAA8		MEM_CHD_QB3NCTF_27	<del>AW46</del>
<u>M A A15 B057</u>	MEM_CHD_MA15MEM_CHD_CAA9		MEM_CHD_QB2NCTF_26	<del>BH47</del>
			MEM_CHD_QB1NCTF_25	<del>AW47</del>
			MEM_CHD_QB0NCTF_24	<del>AW46</del>

CPMID	APC_XC	APC_XC	APC_XC
<del>XB09</del>	MEM_CH1_D0SP0MEM_CH1_D0SP0A0	MEM_CH1_VREFOC	<del>AT09</del>
<del>XB09</del>	MEM_CH1_D0S0N0MEM_CH1_D0S0NA0	MEM_CH1_VREFFCA	<del>AR09</del>
<del>XB09</del>	MEM_CH1_D0SP1MEM_CH1_D0SP0A1	MEM_CH1_BAGMEM_CH1_CAB2	<del>BH09</del>
<del>XB09</del>	MEM_CH1_D0SV1MEM_CH1_D0S0NA1	MEM_CH1_BA1MEM_CH1_CAB8	<del>B09</del>
<del>XB09</del>	MEM_CH1_D0SP2MEM_CH1_D0SP0A2	MEM_CH1_BA2MEM_CH1_CAA7	<del>BH15</del>
<del>XB09</del>	MEM_CH1_D0S2N0MEM_CH1_D0S0NA2	MEM_CH1_BASMEM_CH1_CAB3	<del>B09</del>
<del>XB09</del>	MEM_CH1_D0SP3MEM_CH1_D0SP0A3	MEM_CH1_CASMEM_CH1_CAB1	<del>BH09</del>
<del>XB09</del>	MEM_CH1_D0S3N0MEM_CH1_D0S0NA3	MEM_CH1_WERMEM_CH1_CAB4	<del>BH07</del>
<del>XB12</del>	MEM_CH1_D0SP4MEM_CH1_D0SP0B0	MEM_CH1_ODT0MEM_CH1_C0TA	<del>AV16</del>
<del>XB12</del>	MEM_CH1_D0S4N0MEM_CH1_D0S0NB0	MEM_CH1_ODT1MEM_CH1_C0TB	<del>AV16</del>
<del>XB05</del>	MEM_CH1_D0SP5MEM_CH1_D0SP0B1	MEM_CH1_C0XP1MEM_CH1_C0XP0	<del>BB02</del>
<del>XB05</del>	MEM_CH1_D0S5N0MEM_CH1_D0S0NB1	MEM_CH1_C0XN1MEM_CH1_C0XN0	<del>BB02</del>
<del>XA75</del>	MEM_CH1_D0SP6MEM_CH1_D0SP0B2	MEM_CH1_C0XP0MEM_CH1_C0XP0	<del>BB02</del>
<del>XA75</del>	MEM_CH1_D0S6N0MEM_CH1_D0S0NB2	MEM_CH1_C0XN0MEM_CH1_C0XN0	<del>BB09</del>
<del>XB02</del>	MEM_CH1_D0SP7MEM_CH1_D0SP0B3	MEM_CH1_C0K0MEM_CH1_C0K0A	<del>BB02</del>
<del>XB01</del>	MEM_CH1_D0S7N0MEM_CH1_D0S0NB3	MEM_CH1_C0K1MEM_CH1_C0K1A	<del>BB02</del>
<del>XB09</del>	MEM_CH1_M0G0MEM_CH1_CAB7	NCTFAMEM_CH1_C0K0B	<del>BH14</del>
<del>XB10</del>	MEM_CH1_M0M0MEM_CH1_CAB9	NCTFAMEM_CH1_C0K1B	<del>BH16</del>
<del>XB09</del>	MEM_CH1_M0M0MEM_CH1_CAB5	MEM_CH1_C0G0MEM_CH1_C0G0A	<del>BB02</del>
<del>XB05</del>	MEM_CH1_M0A3NCTF_1	MEM_CH1_C0S1MEM_CH1_C0S1B	<del>AV17</del>
<del>XB15</del>	MEM_CH1_M0A4NCTF_2	NCTFAMEM_CH1_C0S0B	<del>AV17</del>
<del>XB11</del>	MEM_CH1_M0A5MEM_CH1_CAA2	NCTFAMEM_CH1_C0S1B	<del>BB14</del>
<del>XB12</del>	MEM_CH1_M0A6MEM_CH1_CAA0	MEM_CH1_D0S0NB3NCTF_3	<del>BB02</del>
<del>XB14</del>	MEM_CH1_M0A7MEM_CH1_CAA3	MEM_CH1_D0S0NB3NCTF_5	<del>BB02</del>
<del>XB12</del>	MEM_CH1_M0A8MEM_CH1_CAA1	MEM_CH1_C0B0NCTF_3	<del>BB02</del>
<del>XB11</del>	MEM_CH1_M0A9MEM_CH1_CAA4	MEM_CH1_C0B1NCTF_4	<del>AT23</del>
<del>XB07</del>	MEM_CH1_M0A10MEM_CH1_CAB6	MEM_CH1_C0B2NCTF_11	<del>BB02</del>
<del>XB13</del>	MEM_CH1_M0A11MEM_CH1_CAA6	MEM_CH1_C0B3NCTF_7	<del>AV23</del>
<del>XB13</del>	MEM_CH1_M0A12MEM_CH1_CAA5	MEM_CH1_C0B4NCTF_8	<del>BB14</del>
<del>XB13</del>	MEM_CH1_M0A13MEM_CH1_CAA0	MEM_CH1_C0B5NCTF_10	<del>BB02</del>
<del>XB15</del>	MEM_CH1_M0A14MEM_CH1_CAA8	MEM_CH1_C0B7NCTF_12	<del>BB02</del>
<del>XB15</del>	MEM_CH1_M0A15MEM_CH1_CAA9	MEM_CH1_C0B2NCTF_6	<del>AV23</del>



SSID = CPU

PDG P54



VNN  
Max 3.3A

3D3V S5  
Max 0.15A

VCCIOA Max 1.5A  
Tie to VNN for LPDDR3/DDR3L  
Tie to VDDQ for for LPDDR4.

### 5.5.1 Voltage and Current Specifications

Table 5-3. Apollo Lake SoC Power Rail DC Specification and Iccmax

Power Type	Voltage Range (V)	Voltage Tolerance (AC+DC+Ripple)	Power Well Description	Iccmax (A)
VCC_VCGI	0V, 0.45-1.3	<b>With AVP<sup>1</sup>:</b> DC Load Line (DCL) = 6 mOhms Ripple at Iccmax = +/-15mV TOB <sup>2</sup> , Iccmax = +/-20mV Overshoot voltage (max) = 100mV Overshoot duration (max) = 50 μs  <b>Without AVP<sup>1</sup>:</b> Voltage Tolerance = +35mV/-16mV Overshoot voltage (max) = 100mV Overshoot duration (max) = 50 μs	Variable voltage supply to CPU and Graphics Core and ISP logic. SVID and I2C VID are voltage control interface supported.	21
VNN_SVID	0V, 0.45-1.3	+/-50mV	Variable voltage supply to other (non core) logic	3.3
VCCIOA	0V, 0.45-1.3	+/-50mV	<b>Notes:</b> 1. Please tie VCCIOA to VNN_SVID for DDR3L and LPDDR3 designs 2. Please tie VCCIOA to VDDQ for LPDDR4 designs	1.5
VCCRAM_V1P05	1.05	+/-5%	Fixed voltage rail for SRAM and I/O Logic	2.7
VCCRAM_I1P05	1.05	+/-5%	Fixed voltage rail for SRAM and I/O Logic	
VCCRAM_I1P05_IO	1.05	+/-5%	Fixed voltage rail for SRAM and I/O Logic	
VCCRAM_I1P05_INT	1.05	+/-5%	Fixed voltage rail for SRAM and I/O Logic	
VCC_V1P24_LP35_A	1.24V or 1.35V	+/- 5%	Fixed voltage rail for SoC I2, I/O Logic and PLLs	1.8
VCC_V1P24_A	1.24	+/-5%	Fixed voltage rail for MIP1* I/Os	0.13
VCC_V1P8V_A	1.8	+/-5%	Fixed voltage rail for all GPIOs	0.4
VDDQ	1.35 (DDR3L) 1.2 (LPDDR3) 1.1 (LPDDR4)	+/-5% +8.3%/-5% +6/-4% <sup>3</sup>	Fixed voltage rail for DDR3L PHY Fixed voltage rail for LPDDR3 PHY Fixed voltage rail for LPDDR4 PHY	2.8 (excluding DRAM)
VCC_3P3V_A	3.3	+/-5%	Fixed voltage rail for GPIO, I/O logic and USB 2 PHY	0.15
VCC_RTC_3P3V	2-3.47	N/A	Fixed Voltage rail for RTC (Real Time Clock)	7 μA

AM28 IS INTERNAL SHORTED ON APL PACKAGE TO VDD2

SC1U10V2KX-1GP  
C602  
EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

TitleCPU (CFG)

SizeCustom

Document Number

Rev-1M

DateWednesday, September 21, 2016

Sheet6

of

106

# SSID = CPU





Figure 3-4. VCGI, VSS, VNN Sense Guideline



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VCC\_CORE)**

Size

Custom

Document Number

**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016




Sheet 7

of

106

SSID = CPU


## HDMI



DDIO_RCOMP_P/N	O	V1P05	Display PHY	<p>Port 0/1: This signal is used for pre-driver slew rate compensation.</p> <p><b>Note:</b> The SoC will use the eDP_RCOMP value for DDIO Port 0/1 as well. Please ensure that the eDP_RCOMP pin is populated with the correct value. There is no need to have this DDIO_RCOMP on the platform.</p>
----------------	---	-------	-------------	---



SSID = CPU



APOLLO-LAKE-GP-U

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size A4

Document Number




Ironhide APL

Rev -1M











Date: Wednesday, September 21, 2016

Sheet 9 of 106

SSID = CPU



CRB: 1U 0402 x 5, 22U 0603 x 6



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CPU (Power CAP1)			
Size	Document Number	Rev	
Custom			-1M
Date: Wednesday, September 21, 2016		Sheet	10 of 106

SSID = CPU

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power CAP2)

SizeA4

Document Number

Rev

Ironhide APL

-1M




Date: Wednesday, September 21, 2016

Sheet 11 of 106

SSID = MEMORY

## Reverse type

For Intel Recommend Close to DM1



		DM1	
M A A0	98	A0	
M A A1	97	A1	
M A A2	100	A2	
M A A3	95	A3	
M A A4	96	A4	
M A A5	91	A5	
M A A6	90	A6	
M A A7	86	A7	
M A A8	89	A8	
M A A9	87	A9	
M A A10	107	A10	
M A A11	84	A11	
M A A12	85	A12	
M A A13	119	A13	
M A A14	84	A14	
M A A15	79	A15	
M A BS2	79	A16BA2	
M A BS0	109	BA0	
M A BS1	109	BA1	
M A DQ14	5	DQ0	
M A DQ13	15	DQ1	
M A DQ12	16	DQ2	
M A DQ11	17	DQ3	
M A DQ10	7	DQ4	
M A DQ9	6	DQ5	
M A DQ8	18	DQ6	
M A DQ8	18	DQ7	
M A DQ1	21	DQ8	
M A DQ5	23	DQ9	
M A DQ4	23	DQ10	
M A DQ5	22	DQ11	
M A DQ1	24	DQ12	
M A DQ3	34	DQ13	
M A DQ1	37	DQ14	
M A DQ18	41	DQ15	
M A DQ17	51	DQ16	
M A DQ17	51	DQ17	
M A DQ22	40	DQ18	
M A DQ25	59	DQ19	
M A DQ18	50	DQ20	
M A DQ23	52	DQ21	
M A DQ21	57	DQ22	
M A DQ25	59	DQ23	
M A DQ21	57	DQ24	
M A DQ28	69	DQ25	
M A DQ24	56	DQ26	
M A DQ28	69	DQ27	
M A DQ24	56	DQ28	
M A DQ28	69	DQ29	
M A DQ29	68	DQ30	
M A DQ39	70	DQ31	
M A DQ35	131	DQ32	
M A DQ31	141	DQ33	
M A DQ42	143	DQ34	
M A DQ40	130	DQ35	
M A DQ45	132	DQ36	
M A DQ43	140	DQ37	
M A DQ38	142	DQ38	
M A DQ39	147	DQ39	
M A DQ39	149	DQ40	
M A DQ37	151	DQ41	
M A DQ35	159	DQ42	
M A DQ31	148	DQ43	
M A DQ32	148	DQ44	
M A DQ38	158	DQ45	
M A DQ39	160	DQ46	
M A DQ31	163	DQ47	
M A DQ35	165	DQ48	
M A DQ39	175	DQ49	
M A DQ49	177	DQ50	
M A DQ51	164	DQ51	
M A DQ55	166	DQ52	
M A DQ55	174	DQ53	
M A DQ38	176	DQ54	
M A DQ39	181	DQ55	
M A DQ37	183	DQ56	
M A DQ32	191	DQ57	
M A DQ35	193	DQ58	
M A DQ34	180	DQ59	
M A DQ33	182	DQ60	
M A DQ35	182	DQ61	
M A DQ38	194	DQ62	
M A DQ38	194	DQ63	
M A DQ5 DN1	12	DQ50#	
M A DQ5 DN0	270	DQ51#	
M A DQ5 DN2	450	DQ52#	
M A DQ5 DN3	630	DQ53#	
M A DQ5 DN4	810	DQ54#	
M A DQ5 DN5	990	DQ55#	
M A DQ5 DN6	1170	DQ56#	
M A DQ5 DN7	1350	DQ57#	
M A DQ5 DN8	1530	DQ58#	
M A DQ5 DN9	1710	DQ59#	
M A DQ5 DN10	1890	DQ60#	
M A DQ5 DN11	2070	DQ61#	
M A DQ5 DN12	2250	DQ62#	
M A DQ5 DN13	2430	DQ63#	
M A DQ5 DN14	2610	DQ64#	
M A DQ5 DN15	2790	DQ65#	
M A DQ5 DN16	2970	DQ66#	
M A DQ5 DN17	3150	DQ67#	
M A DQ5 DN18	3330	DQ68#	
M A DQ5 DN19	3510	DQ69#	
M A DQ5 DN20	3690	DQ70#	
M A DQ5 DN21	3870	DQ71#	
M A DQ5 DN22	4050	DQ72#	
M A DQ5 DN23	4230	DQ73#	
M A DQ5 DN24	4410	DQ74#	
M A DQ5 DN25	4590	DQ75#	
M A DQ5 DN26	4770	DQ76#	
M A DQ5 DN27	4950	DQ77#	
M A DQ5 DN28	5130	DQ78#	
M A DQ5 DN29	5310	DQ79#	
M A DQ5 DN30	5490	DQ80#	
M A DQ5 DN31	5670	DQ81#	
M A DQ5 DN32	5850	DQ82#	
M A DQ5 DN33	6030	DQ83#	
M A DQ5 DN34	6210	DQ84#	
M A DQ5 DN35	6390	DQ85#	
M A DQ5 DN36	6570	DQ86#	
M A DQ5 DN37	6750	DQ87#	
M A DQ5 DN38	6930	DQ88#	
M A DQ5 DN39	7110	DQ89#	
M A DQ5 DN40	7290	DQ90#	
M A DQ5 DN41	7470	DQ91#	
M A DQ5 DN42	7650	DQ92#	
M A DQ5 DN43	7830	DQ93#	
M A DQ5 DN44	8010	DQ94#	
M A DQ5 DN45	8190	DQ95#	
M A DQ5 DN46	8370	DQ96#	
M A DQ5 DN47	8550	DQ97#	
M A DQ5 DN48	8730	DQ98#	
M A DQ5 DN49	8910	DQ99#	
M A DQ5 DN50	9090	DQ100#	
M A DQ5 DN51	9270	DQ101#	
M A DQ5 DN52	9450	DQ102#	
M A DQ5 DN53	9630	DQ103#	
M A DQ5 DN54	9810	DQ104#	
M A DQ5 DN55	9990	DQ105#	
M A DQ5 DN56	10170	DQ106#	
M A DQ5 DN57	10350	DQ107#	
M A DQ5 DN58	10530	DQ108#	
M A DQ5 DN59	10710	DQ109#	
M A DQ5 DN60	10890	DQ110#	
M A DQ5 DN61	11070	DQ111#	
M A DQ5 DN62	11250	DQ112#	
M A DQ5 DN63	11430	DQ113#	
M A DQ5 DN64	11610	DQ114#	
M A DQ5 DN65	11790	DQ115#	
M A DQ5 DN66	11970	DQ116#	
M A DQ5 DN67	12150	DQ117#	
M A DQ5 DN68	12330	DQ118#	
M A DQ5 DN69	12510	DQ119#	
M A DQ5 DN70	12690	DQ120#	
M A DQ5 DN71	12870	DQ121#	
M A DQ5 DN72	13050	DQ122#	
M A DQ5 DN73	13230	DQ123#	
M A DQ5 DN74	13410	DQ124#	
M A DQ5 DN75	13590	DQ125#	
M A DQ5 DN76	13770	DQ126#	
M A DQ5 DN77	13950	DQ127#	
M A DQ5 DN78	14130	DQ128#	
M A DQ5 DN79	14310	DQ129#	
M A DQ5 DN80	14490	DQ130#	
M A DQ5 DN81	14670	DQ131#	
M A DQ5 DN82	14850	DQ132#	
M A DQ5 DN83	15030	DQ133#	
M A DQ5 DN84	15210	DQ134#	
M A DQ5 DN85	15390	DQ135#	
M A DQ5 DN86	15570	DQ136#	
M A DQ5 DN87	15750	DQ137#	
M A DQ5 DN88	15930	DQ138#	
M A DQ5 DN89	16110	DQ139#	
M A DQ5 DN90	16290	DQ140#	
M A DQ5 DN91	16470	DQ141#	
M A DQ5 DN92	16650	DQ142#	
M A DQ5 DN93	16830	DQ143#	
M A DQ5 DN94	17010	DQ144#	
M A DQ5 DN95	17190	DQ145#	
M A DQ5 DN96	17370	DQ146#	
M A DQ5 DN97	17550	DQ147#	
M A DQ5 DN98	17730	DQ148#	
M A DQ5 DN99	17910	DQ149#	
M A DQ5 DN100	18090	DQ150#	
M A DQ5 DN101	18270	DQ151#	
M A DQ5 DN102	18450	DQ152#	
M A DQ5 DN103	18630	DQ153#	
M A DQ5 DN104	18810	DQ154#	
M A DQ5 DN105	18990	DQ155#	
M A DQ5 DN106	19170	DQ156#	
M A DQ5 DN107	19350	DQ157#	
M A DQ5 DN108	19530	DQ158#	
M A DQ5 DN109	19710	DQ159#	
M A DQ5 DN110	19890	DQ160#	
M A DQ5 DN111	20070	DQ161#	
M A DQ5 DN112	20250	DQ162#	
M A DQ5 DN113	20430	DQ163#	
M A DQ5 DN114	20610	DQ164#	
M A DQ5 DN115	20790	DQ165#	
M A DQ5 DN116	20970	DQ166#	
M A DQ5 DN117	21150	DQ167#	
M A DQ5 DN118	21330	DQ168#	
M A DQ5 DN119	21510	DQ169#	
M A DQ5 DN120	21690	DQ170#	
M A DQ5 DN121	21870	DQ171#	
M A DQ5 DN122	22050	DQ172#	
M A DQ5 DN123	22230	DQ173#	
M A DQ5 DN124	22410	DQ174#	
M A DQ5 DN125	22590	DQ175#	
M A DQ5 DN126	22770	DQ176#	
M A DQ5 DN127	22950	DQ177#	
M A DQ5 DN128	23130	DQ178#	
M A DQ5 DN129	23310	DQ179#	
M A DQ5 DN130	23490	DQ180#	
M A DQ5 DN131	23670	DQ181#	
M A DQ5 DN132	23850	DQ182#	
M A DQ5 DN133	24030	DQ183#	
M A DQ5 DN134	24210	DQ184#	
M A DQ5 DN135	24390	DQ185#	
M A DQ5 DN136	24570	DQ186#	
M A DQ5 DN137	24750	DQ187#	
M A DQ5 DN138	24930	DQ188#	
M A DQ5 DN139	25110	DQ189#	
M A DQ5 DN140	25290	DQ190#	
M A DQ5 DN141	25470	DQ191#	
M A DQ5 DN142	25650	DQ192#	
M A DQ5 DN143	25830	DQ193#	
M A DQ5 DN144	26010	DQ194#	
M A DQ5 DN145	26190	DQ195#	
M A DQ5 DN146	26370	DQ196#	
M A DQ5 DN147	26550	DQ197#	
M A DQ5 DN148	26730	DQ198#	
M A DQ5 DN149	26910	DQ199#	
M A DQ5 DN150	27090	DQ200#	
M A DQ5 DN151	27270	DQ201#	
M A DQ5 DN152	27450	DQ202#	
M A DQ5 DN153	27630	DQ203#	
M A DQ5 DN154	27810	DQ204#	
M A DQ5 DN155	27990	DQ205#	
M A DQ5 DN156	28170	DQ206#	
M A DQ5 DN157	28350	DQ207#	
M A DQ5 DN158	28530	DQ208#	
M A DQ5 DN159	28710	DQ209#	
M A DQ5 DN160	28890	DQ210#	
M A DQ5 DN161	29070	DQ211#	
M A DQ5 DN162	29250	DQ212#	
M A DQ5 DN163	29430	DQ213#	
M A DQ5 DN164	29610	DQ214#	
M A DQ5 DN165	29790	DQ215#	
M A DQ5 DN166	29970	DQ216#	
M A DQ5 DN167	30150	DQ217#	
M A DQ5 DN168	30330	DQ218#	
M A DQ5 DN169	30510	DQ219#	
M A DQ5 DN170	30690	DQ220#	
M A DQ5 DN171	30870	DQ221#	
M A DQ5 DN172	31050	DQ222#	
M A DQ5 DN173	31230	DQ223#	
M A DQ5 DN174	31410	DQ224#	
M A DQ5 DN175	31590	DQ225#	
M A DQ5 DN176	31770	DQ226#	
M A DQ5 DN177	31950	DQ227#	
M A DQ5 DN178	32130	DQ228#	
M A DQ5 DN179	32310	DQ229#	
M A DQ5 DN180	32490	DQ230#	
M A DQ5 DN181	32670	DQ231#	
M A DQ5 DN182	32850	DQ232#	
M A DQ5 DN183	33030	DQ233#	
M A DQ5 DN184	33210	DQ234#	
M A DQ5 DN185	33390	DQ235#	
M A DQ5 DN186	33570	DQ236#	
M A DQ5 DN187	33750	DQ237#	
M A DQ5 DN188	33930	DQ238#	
M A DQ5 DN189	34110	DQ239#	
M A DQ5 DN190	34290	DQ240#	
M A DQ5 DN191	34470	DQ241#	
M A DQ5 DN192	34650	DQ242#	
M A DQ5 DN193	34830	DQ243#	
M A DQ5 DN194	35010	DQ244#	
M A DQ5 DN195	35190	DQ245#	
M A DQ5 DN196	35370	DQ246#	
M A DQ5 DN197	35550	DQ247#	
M A DQ5 DN198	35730	DQ248#	
M A DQ5 DN199	35910	DQ249#	
M A DQ5 DN200	36090	DQ250#	
M A DQ5 DN201	36270	DQ251#	
M A DQ5 DN202	36450	DQ252#	
M A DQ5 DN203	36630	DQ253#	
M A DQ5 DN204	36810	DQ254#	
M A DQ5 DN205	36990	DQ255#	
M A DQ5 DN206	37170	DQ256#	
M A DQ5 DN207	37350	DQ257#	
M A DQ5 DN208	37530	DQ258#	
M A DQ5 DN209	37710	DQ259#	
M A DQ5 DN210	37890	DQ260#	
M A DQ5 DN211	38070	DQ261#	
M A DQ5 DN212	38250	DQ262#	
M A DQ5 DN213	38430	DQ263#	
M A DQ5 DN214	38610	DQ264#	
M A DQ5 DN215	38790	DQ265#	
M A DQ5 DN216	38970	DQ266#	
M A DQ5 DN217	39150	DQ267#	
M A DQ5 DN218	39330	DQ268#	
M A DQ5 DN219	39510	DQ269#	
M A DQ5 DN220	39690	DQ270#	
M A DQ5 DN221	39870	DQ271#	
M A DQ5 DN222	40050	DQ272#	
M A DQ5 DN223	40230	DQ273#	
M A DQ5 DN224	40410	DQ274#	
M A DQ5 DN225	40590	DQ275#	
M A DQ5 DN226	40770	DQ276#	
M A DQ5 DN227	40950	DQ277#	
M A DQ5 DN228	41130	DQ278#	
M A DQ5 DN229	41310	DQ279#	
M A DQ5 DN230	41490	DQ280#	
M A DQ5 DN231	41670	DQ281#	
M A DQ5 DN232	41850	DQ282#	
M A DQ5 DN233	42030	DQ283#	
M A DQ5 DN234	42210	DQ284#	
M A DQ5 DN235	42390	DQ285#	
M A DQ5 DN236	42570	DQ286#	
M A DQ5 DN237	42750	DQ287#	
M A DQ5 DN238	42930	DQ288#	
M A DQ5 DN239	43110	DQ289#	
M A DQ5 DN240	43290	DQ29	

# Blanking

SSID = CPU

# Blanking

EMMC

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)







Size  
A4








Document Number  
Ironhide APL

Rev  
-1M

Date: Wednesday, September 21, 2016

Sheet 14 of 106

GPIO	GPIO_36	GPIO_39	GPIO_43	GPIO_44	GPIO_47	GPIO_78
Schematic						
High	VCCIO used for B-step	enable CSE ROM bypass	enable EMMC Boot Weak internal pull-up	default (allow SPI as a boot source) Weak internal pull-up	force DNX FW Load	Weak internal pull-up SMBus 1.8V mode select
Low	default (A-step) Weak internal pull-down	default (disable bypass) Weak internal pull-down	Not allow eMMC as a boot source	disable	default (don't force DNX FW Load) Weak internal pull-down	SMBus 3.3V mode select

GPIO	GPIO_88	GPIO_92	GPIO_111	GPIO_110	GPIO_118	GPIO_120	GPIO_123
Schematic							
High	Weak internal pull-up PMU 1.8V mode select	SMBS No-reboot enable	Do not boot from SPI Weak internal pull-up	Weak internal pull-up LPC 1.8V mode select	Flash Descriptor Override	Two SWAP override enable	RSVD (Internal 20K PU)
Low	PMU 3.3V mode select	default (SMBus No Re-Boot Disable) Weak internal pull-down	boot from SPI	LPC 3.3V mode select	No Override (Normal Operati on) Weak internal pull-down	default (Disable top swap override) Weak internal pull-down	RSVD


0921

Table 2-36. Hardware Straps

GPIO #	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_34	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_35	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_36	VCC_1P24V_1P35V_A voltage selection	20K PD	1 = 1.35V 0 = 1.24V (default) <b>Note:</b> This strap will only be used for B-step. For A-step this rails should only be set at 1.24V
GPIO_39	Enable CSE ROM Bypass	20K PD	1 = enable bypass 0 = disable bypass (default) <b>Note:</b> Apollo Lake supports TXE3.0 (this is also called CSE) <b>Note:</b> This strap tells CSE (TXE3.0) to bypass Read-Only Memory (ROM) that it has on SOC. If an issue occurs with the boot up code of CSE (TXE3.0) before the first patch point this strap enabled the platform tell CSE (TXE3.0) to bypass the ROM causing the issue and go to the patch space instead.
GPIO_40	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_43	Allow eMMC as a boot source	20K PU	1=enable (default) 0=disable
GPIO_44	Allow SPI as a boot source	20K PU	1=enable (default) 0=disable
GPIO_47	Force DNX FW Load	20K PD	1 = Force 0 = Do not force (default) <b>Note:</b> DNX: Download and Execute <b>Note:</b> This strap is a recovery strap for corrupted FW image. This strap will force CSE (TXE3.0) to execute a "Download and Execute" (DnX) flow, where it would fetch firmware from a USB stick and re-flash a USB. CSE (TXE3.0) can do it for BIOS part of FW, but if CSE FW itself is corrupted we need this strap.
GPIO_48	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_78	SMBus 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_82	RSVD	20K PD	Please ensure that this strap is always pulled low for normal platform operation.
GPIO_88	PMU (Power Management Unit) 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_92	SMBus No Re-Boot	20K PD	1 = Enable 0 = Disable (default) <b>Note:</b> Platforms should strap this LOW. Functionality is handled by the PMC.

GPIO #	Purpose	Internal Termination	Pin Strap Usage/Description/Polarity
GPIO_104	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_105	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_106	RSVD	20K PU	Please ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_111	Boot BIOS Strap (BBS)	20K PU	1 = Do not boot from SPI (default) 0 = Boot from SPI
GPIO_118	Flash Descriptor Override	20K PD	0 = No Override (Normal Operation) 1 = Override <b>Note:</b> This strap enables the platform to override security features in the SPI.
GPIO_110	LPC 1.8V/3.3V mode select	20K PU	1=buffers set to 1.8V mode (default) 0=buffers set to 3.3V mode
GPIO_117	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_123	RSVD	20K PU	Please ensure that this strap is pulled HIGH when RSM_RST_N de-asserts for normal platform operation.
GPIO_112	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_113	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.
GPIO_120	Top swap override	20K PD	1 = Enable 0 = Disable (default) <b>Note:</b> Within the SPI ROM there may be different locations where the boot code is stored. This strap enables platform to change where the core will look for BIOS code for a SPI boot only.
GPIO_121	RSVD	20K PD	Please ensure that this strap is pulled LOW when RSM_RST_N de-asserts for normal platform operation.

**Note:** All the straps are sampled at Rising Edge of RSM\_RST\_N



EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

File

Size

K2

Document Number

Rev

-1M

CPU (STRAP)

Ironhide APL

Date: Wednesday, September 21, 2016

Sheet 15 of 108

SSID = PCH

### USB3.0 port1

35 USB1\_USB30\_TX\_P <<< \_\_\_\_\_  
35 USB1\_USB30\_TX\_N <<< \_\_\_\_\_  
35 USB1\_USB30\_RX\_P <<< \_\_\_\_\_  
35 USB1\_USB30\_RX\_N <<< \_\_\_\_\_

### HDD

60 HDD\_SATA\_TX\_N <<< \_\_\_\_\_  
60 HDD\_SATA\_TX\_P <<< \_\_\_\_\_  
60 HDD\_SATA\_RX\_N >>> \_\_\_\_\_  
60 HDD\_SATA\_RX\_P >>> \_\_\_\_\_

### WLAN

61.89 WLAN\_PCIE\_TX\_P <<< \_\_\_\_\_  
61.89 WLAN\_PCIE\_TX\_N <<< \_\_\_\_\_  
61.89 WLAN\_PCIE\_RX\_N >>> \_\_\_\_\_  
61.89 WLAN\_PCIE\_RX\_P >>> \_\_\_\_\_  
61.89 WLAN\_CLK\_CPU <<< \_\_\_\_\_  
61.89 WLAN\_CLK\_CPU# <<< \_\_\_\_\_  
61.89 WLAN\_CLKREQ\_CPU# >>> \_\_\_\_\_





18,24,61,89 PCIE\_WAKE# <<< \_\_\_\_\_

### WLAN

### USB3.0 port1

### HDD

Apollo Lake		2016 Ironhide
SATA P0		HDD/SSD
SATA P1	USB3 Port5	
PCle Port 0		
PCle Port 1		
PCle Port 2		
PCle Port 3	USB3 Port4	WIFI
PCle Port 4	USB3 Port3	
PCle Port 5	USB3 Port2	
USB3	USB3 Port1	
USB3	USB3 Port0 (OTG)	USB 3 I/O
USB2	USB2 Port0	USB 3 I/O
USB2	USB2 Port1	
USB2	USB2 Port2	USB 2 I/O
USB2	USB2 Port3	USB 2 I/O
USB2	USB2 Port4	BT
USB2	USB2 Port5	TS
USB2	USB2 Port6	CCD
USB2	USB2 Port7	CR
USB3	USB SSIC	
eMMC	eMMC	eMMC
SDIO	SDIO	



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (USB/LPC/GPIO)	
Size Document Number	
Date: Wednesday, September 21, 2016	
Sheet 16 of 106	
Rev -1M	




[illegible]


Pin	Default Port Mapping
OC0#	Port 0
OC1#	Port 1-7

Location	Number of USB Ports	USB Ports Number	OC Pins Used
External Topology	1	0	OC0#
External Topology	4	1,2,3,4	OC1#

### Routing Illustration for SVID0\_ALERT\_N



**Figure 3-3. USB2 and USB3 Port Mapping**






Apollo Lake		2016 Ironhide
SATA P0		HDD/SSD
SATA P1	USB3 Port5	
PCIe Port 0		
PCIe Port 1		
PCIe Port 2		
PCIe Port 3	USB3 Port4	WIFI
PCIe Port 4	USB3 Port3	
PCIe Port 5	USB3 Port2	
USB3	USB3 Port1	
USB3	USB3 Port0 (OTG)	USB 3 I/O
USB2	USB2 Port0	USB 3 I/O
USB2	USB2 Port1	
USB2	USB2 Port2	USB 2 I/O
USB2	USB2 Port3	USB 2 I/O
USB2	USB2 Port4	BT
USB2	USB2 Port5	TS
USB2	USB2 Port6	CCD
USB2	USB2 Port7	CR
USB3	USB SSIC	
eMMC	eMMC	eMMC
SDIO	SDIO	

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>(Reserved)</b>			
Size	Document Number	Rev	
Custom	<b>Ironhide APL</b>	<b>-1M</b>	
Date:	Wednesday, September 21, 2016	Sheet	17 of 106

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



**Note:** These signals are part of the GPIO. Please refer to [Table 2-37](#) for more details.

**Note:** These signals are part of the GPIO. Please refer to Table 2-37 for more details.

**Note:** The I/O voltage selection is done by using Hardware Strap GPIO\_88

SSID = PCH

24.25 SPI\_SI\_ROM <<<—  
24.25 SPI\_SO\_ROM >>>—  
25 SPI\_WP\_ROM <<>—  
25 SPI\_HOLD\_ROM <<<—  
24.25 SPI\_CS\_CPU\_N0 <<<—  
24.25.90 SPI\_CLK\_ROM <<<—

**SPI ROM**

90 HDA\_RST#\_CPU >>>—  
24.68 INT\_SERIRQ <<<—  
24.68 LPC\_FRAME#\_CPU <<>—  
24 PM\_CLKRUN#\_EC <<<—

24.90 LPC\_CLK\_KBC <<<—  
68.90 LPC\_CLK\_DBG <<<—  
24.68 LPC\_AD\_CPU\_P3 <<>—  
24.68 LPC\_AD\_CPU\_P2 <<>—  
24.68 LPC\_AD\_CPU\_P1 <<>—  
24.68 LPC\_AD\_CPU\_P0 <<>—  
27 HDA\_RST#\_CODEC <<<—  
24 ME\_UNLOCK >>>—

**OTHER**

15 GPIO92\_SMB\_NRB >>>—  
15 GPIO111\_BBS >>>—  
15 GPIO118\_FLASH\_OVR# >>>—  
15 GPIO120\_BIOS\_SWAP >>>—  
15 GPIO110\_LPC\_LEVEL >>>—  
15 GPIO88\_PMIU\_LEVEL >>>—  
15 GPIO78\_SMB\_LEVEL >>>—


**STRAP**

24 GS\_I2C5\_SDA\_KBC <<>—  
24 GS\_I2C5\_SCL\_KBC <<>—

65 TP\_I2C4\_SDA <<>—  
65 TP\_I2C4\_SCL <<>—

55 TS\_I2C3\_SDA <<>—  
55 TS\_I2C3\_SCL <<>—

15 GP\_SSP2\_TXD <<<—



R put near ROM side





Figure 203. I<sup>2</sup>C Interface Topology



To configure the I<sup>2</sup>C ports, follow the pin muxing options listed out in the Apollo Lake SoC – External Design Specification (EDS) Volume 1 of 4 [CDI#: 557555].

EMMC		緯創資通 Wistron Corporation	
21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
CPU (SATA/PCIE/IHDA)		Rev	
Size		Document Number	
Custom		-1M	
Date: Wednesday, September 21, 2016		Sheet 19 of 106	





# Blanking

EMMC

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size  
A4

Document Number

Rev




Ironhide APL

-1M

Date: Wednesday, September 21, 2016

Sheet 22 of 106

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VSS		
Size	Document Number	Rev
Custom	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 23 of 106

This figure is a comprehensive technical document for the KBC KB9028, detailing its power management, signal processing, and hardware specifications. It is organized into five main sections, each corresponding to a number in the top right corner.

**Section 1: Power**  
This section defines the power requirements for the device. It specifies the SOC need 1.8V and the 3.3V requirement. It also includes the LFC BUS and SPI BUS configurations, and the VCC\_LPC (Pin9) connection details. The power management IC is identified as the 71.09028.0000.

**Section 2: Signal**  
This section details the signal requirements for the device. It lists the SOC need level shift and the Apollo 9028 VCC\_LPC 3.3V and Braswell 9029 VCC\_I2O2 1.8V. It also includes the 3.3V requirement and the LFC BUS and SPI BUS configurations.

**Section 3: Power**  
This section provides a detailed schematic of the power management circuit. It shows the connection of the 3.3V and 1.8V power rails to the SOC and the LFC BUS. It also includes the 3.3V requirement and the LFC BUS and SPI BUS configurations.

**Section 4: Signal**  
This section provides a detailed schematic of the signal processing circuit. It shows the connection of the 3.3V and 1.8V power rails to the SOC and the LFC BUS. It also includes the 3.3V requirement and the LFC BUS and SPI BUS configurations.

**Section 5: Power**  
This section provides a detailed schematic of the power management circuit. It shows the connection of the 3.3V and 1.8V power rails to the SOC and the LFC BUS. It also includes the 3.3V requirement and the LFC BUS and SPI BUS configurations.




SSID = Flash.ROM

## SPI FLASH ROM (8M byte) for PCH

19,24 SPI\_SO\_ROM <<<  
19,24 SPI\_SI\_ROM >>>  
19,24 SPI\_CS\_CPU\_N0 >>>  
19,24,90 SPI\_CLK\_ROM >>>  
19 SPI\_HOLD\_ROM >>>  
19 SPI\_WP\_ROM <<>>

SPI_SI_ROM	1	R2511	2	SPI_SI_ROM_R
				Do Not Stuff
SPI_CS_CPU_N0	1	R2513	2	SPI_CS_ROM
				Do Not Stuff
SPI_CLK_ROM	1	R2514	2	SPI_CLK_ROM_R
				Do Not Stuff
SPI_HOLD_ROM	1	R2515	2	SPI_HOLD_ROM_R
				Do Not Stuff




BOM use MX25U6473FM2I-10G-GP

1st = 072.25647.0001  
2nd = 072.25064.0E01 1.8V  
3rd = 072.02564.0A01

SSID = RBAT

21 RTC\_DET# <<<<

RTC\_DET#



RTC BATTERY WITH WIRE  
P/N:23.21212.042 (60mm)  
023.22032.0611 (60mm)  
23.21212.091 (90mm)

20.F1639.002  
2nd = 20.F1841.002  
3rd = 020.F0699.0002


Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsin 221, Taiwan, R.O.C.





Title	Flash(KBC+PCH)/RTC		
Size	Document Number	Rev	-1M
Custom	Ironhide APL		
Date: Wednesday, September 21, 2016	Sheet 25	of	106

SSID = Thermal



RT2601 close CPU and Vcore chock

\*Layout\* 15 mil



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Thermal 7718/Fan Controller P2793
Size	Document	Number	Rev
A3			-1M
Date: Wednesday, September 21, 2016			Sheet 26 of 106

```

29 AUD_HPI1_JACK_L2 <<<
29 AUD_HPI1_JACK_R2 <<<
24 AMP_MUTE# >>>


29 AUD_SPK_L+ <<<
29 AUD_SPK_L- <<<
29 AUD_SPK_R+ <<<
29 AUD_SPK_R- <<<

55 DMIC_DATA_CON >>>
55 DMIC_CLK_CON <<<

90 HDA_SDOUT_CODEC >>>
90 HDA_BITCLK_CODEC >>>
21,90 HDA_SDOIN_CPU <<<
21 HDA_SYNC_CODEC >>>
19 HDA_RSTW_CODEC >>>
29 AUD_HPI1_IDM# >>>
27,29,89 SELEEVE >>>
27,29,89 RING2 >>>
24 KBC_BEEP >>>
21 HDA_SPKR >>>

21 HDA_SDOIN_CODEC <<<


```



# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016	Sheet 28	of 106	

## SSID = AUDIO *Speaker*



89 AUD\_SPK1\_L\_-CON >>>  
89 AUD\_SPK1\_L+\_CON >>>  
89 AUD\_SPK1\_R\_-CON >>>  
89 AUD\_SPK1\_R+\_CON >>>

89 AUD\_HP1\_ID#\_R >>>  
89 AUD\_HP1\_JACK\_R1 >>>  
89 AUD\_HP1\_JACK\_L1 >>>  
89 AUD\_HP1\_ID#\_TYPE >>>



27 AUD\_SPK\_L- >>>  
27 AUD\_SPK\_L+ >>>  
27 AUD\_SPK\_R- >>>  
27 AUD\_SPK\_R+ >>>

27 AUD\_HP1\_ID# >>>

27.89 RING2 >>>  
27 AUD\_HP1\_JACK\_L2 >>>  
27 AUD\_HP1\_JACK\_R2 >>>  
27.89 SELEEVE >>>



## Combo Jack



EMMC


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
Speaker/HPMIC  
Size Document Number  
Custom Ironhide APL  
Date: Wednesday, September 21, 2016 Sheet 29 of 106 Rev -1M

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LAN(RTL8111)</b>			
Size A	Document Number <b>Ironhide_APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 30 of	106

Blanking

EMMC

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(LAN+VGA) CONNECTOR			
Size	Document Number		Rev
A	Ironhide APL		-1M
Date: Wednesday, September 21, 2016		Sheet 31 of	106

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>RTS5170(CARD READER)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date: Wednesday, September 21, 2016</div>		<div>Sheet 32 of</div>	<div>106</div>



SSID = SDIO

# SD//MS Card Reader

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CARD Reader CONN**

Size  
A4

Document Number

**Ironhide APL**

Rev  
**-1M**

Date: Wednesday, September 21, 2016

Sheet 33 of 106

24,35 USB\_PWR\_EN# >>>

17 USB2\_USB20\_N <<<



17 USB2\_USB20\_P <<<

17 USB3\_USB20\_N <<<



17 USB3\_USB20\_P <<<

89 USB2\_CON\_USB20\_N <<<  
89 USB2\_CON\_USB20\_P <<<

89 USB3\_CON\_USB20\_N <<<  
89 USB3\_CON\_USB20\_P <<<



### Low Active 2A








Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

Title		
USB2.0		
Size A3	Document Number	Rev
	Ironhide APL	-1M
Date: Wednesday, September 21, 2016	Sheet 34 of 106	

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



EMMC Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>USB 3.0</b>			
Size A3	Document Number	Rev	
	<b>Ironhide APL</b>	<b>-1M</b>	
Date:	Wednesday, September 21, 2016	Sheet 35 of	106

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A	Document Number <b>Ironhide_APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 36 of	106

# Blanking

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
ADAPTER OCP / S3 reduction		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 37 of 106

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB HUB</b>			
Size	Document	Number	Rev
Custom	<b>Ironhide APL</b>		<b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 38 of 106	


# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission




EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date:</div>	<div>Wednesday, September 21, 2016</div>		<div>Sheet 39 of 106</div>

## Power Sequence



5V S0/3D3V S0



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

### Power Plane Enable & SEQUENCE

Document Number: 1.

Document Number **Ironhide APL**

Wednesday, September 21, 2016 Sheet

1

---

Rev	1M
-----	----


-IM
108



# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 41 of	106

# Blanking


EMMC		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Ironhide APL</div>	Rev <div>-1M</div>
Date: Wednesday, September 21, 2016	Sheet 42 of 106	

**ANNIE solution**


Adaptor in to generate DCBATOUT





24 AD\_OFF >>>\_\_\_\_\_



## BATTERY CONNECTOR



Battery Insert



**EMMC**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>BATT CONN</b>			
Size A2	Document Number	Rev	
	<b>Ironhide APL</b>	<b>-1M</b>	
Date: Wednesday, September 21, 2016	Sheet	43	of 106

# CHARGER ENABLE CONTROL

## SSID = Charger

24.44 CHG\_ON# >>>

### Others


24.43 BAT\_SCL <<<

24.43 BAT\_SDA <<<

24.44 AC\_IN# <<<


24.44 AD\_IA <<<

18,24,44 PROCHOT#\_CPU <<<



Charger Current=1.4~3.6A

	Start	PM_SLP_A#	Adaptor Current	AC_Protect present (85% ~ 120%)	AC_Protect	Sense resistor	Current to W/Case	R1	R2
40W	AC = Battery	High	2.1	100%	7.145	10 mOhm	0.9565	47.4	100
45W	AC = Battery	High	2.32	100%	7.4174	20 mOhm	0.9565	47.4	100
55W	AC = Battery	High	2.62	100%	8.4884	10 mOhm	0.9565	47.4	100
90W	AC = Battery	High	4.74	100%	4.8345	10 mOhm	0.9565	47.4	100
120W	AC = Battery	High	6.31	100%	6.4382	10 mOhm	1.2374	113	100
157W	AC = Battery	High	7.1	100%	7.242	10 mOhm	1.4484	180	100



EMMC

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Charger HPA02224RGRR**  
Size: Document Number  
Date: Wednesday, September 21, 2016 Sheet 44 of 106  
Rev: **-1M**

## 5V/3V ENABLE CONTROL

40,45 5V\_S5 >>>

40,45 3V\_S5 >>>

## 5V/3V POWER GOOD

40 3V\_5V\_PWRGD <<<






Figure 6. RT6575B Timing

EMMC

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT6575D_5V/3D3V		
Size	Document Number	Rev
Custom		
Date: Wednesday, September 21, 2016	Sheet 45 of 106	

**SSID = CPU.Regulator**



**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>RT5073A</b>			
Size	Document Number	Rev	
Custom	<b>Ironhide APL</b>	<b>-1M</b>	
Date:	Wednesday, September 21, 2016	Sheet	46 of 106



## Blanking




# Blanking

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title <div>Reserved</div>			
Size <div>A3</div>	Document Number <div>Ironhide APL</div>		Rev <div>-1M</div>
Date: <div>Wednesday, September 21, 2016</div>		Sheet <div>49</div>	of <div>106</div>





EMMC

# Blanking


EMMC

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
B	Ironhide APL		-1M
Date:	Wednesday, September 21, 2016	Sheet 52 of	106

TLV70215 for 1D5V\_S0  
Enable=1.5V  
Disable=0.4V

For HDMI re-driver and audio codec

18,24,40,46 PM\_SLP\_S3# >>



EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D5V S0

Size  
Custom

Document Number

Ironhide APL

Rev



-1M

Date: Wednesday, September 21, 2016



Sheet 53 of 106

20 MMC1\_D0\_CPU <<<  
 20 MMC1\_D1\_CPU <<<  
 20 MMC1\_D2\_CPU <<<  
 20 MMC1\_D3\_CPU <<<  
 20 MMC1\_D4\_CPU <<<  
 20 MMC1\_D5\_CPU <<<  
 20 MMC1\_D6\_CPU <<<  
 20 MMC1\_D7\_CPU <<<  
 20 MMC1\_CMD\_CPU <<<  
 20 MMC1\_CLK <<<  
 20 MMC1\_STROBE\_CPU <<<  
 18,24,26,61,68,89 PLT\_RST# >>>

1D8V\_S0  
 MMC1\_D0\_CPU  
 MMC1\_D1\_CPU  
 MMC1\_D2\_CPU  
 MMC1\_D3\_CPU  
 MMC1\_D4\_CPU  
 MMC1\_D5\_CPU  
 MMC1\_D6\_CPU  
 MMC1\_D7\_CPU  
 MMC1\_CMD\_CPU  
 MMC1\_CLK



1st = 072.64100.000U  
 2nd = KN.0320B.007  
 3rd = KN.0320G.008  
 4th = KN.0640G.005



EMMC

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.














Title: **EMMC**

Size: Document Number  
 Custom: Ironhide APL

Date: Wednesday, September 21, 2016 Sheet 54 of 106

Rev: **-1M**

**Main Func = LCD**



SSID = mSATA

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission






EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Ironhide APL</div>	Rev <div>-1M</div>
Date: Wednesday, September 21, 2016		Sheet 56 of 106



## HDMI Level Shifter & CONNECTOR

Pin configuration diagram for SKT-HDMI23-133-GP-U connector. The diagram shows a blue rectangular connector with pins numbered 1 through 23. On the left, pins 1-12 are labeled with their functions: 1 (5V\_HDMI\_S0), 2 (HDMI\_DATA\_CON\_P0), 3 (HDMI\_DATA\_CON\_N0), 4 (HDMI\_DATA\_CON\_P1), 5 (HDMI\_DATA\_CON\_N1), 6 (HDMI\_DATA\_CON\_P2), 7 (HDMI\_DATA\_CON\_N2), 8 (TMD5\_DATA0\_SHIELD), 9 (TMD5\_DATA1\_SHIELD), 10 (TMD5\_DATA2\_SHIELD), 11 (TMD5\_CLOCK\_SHIELD), 12 (HDMI\_CLK\_CON\_P3), 13 (HDMI\_CLK\_CON\_N3), and 14 (ground). On the right, pins 15-23 are labeled: 15 (+5V\_POWER), 16 (HDMI\_CLK\_CON), 17 (HDMI\_DATA\_CON), 18 (HDMI\_DATA\_CON), 19 (HDMI\_DET\_CON), 20 (RESERVED#14), 21 (GND), 22 (GND), 23 (GND), and 24 (ground). The connector is labeled 'HDMI1' at the top and 'SKT-HDMI23-133-GP-U' at the bottom. The part number '022.10025.00A1' and '2ND = 022.10025.00C1' are also shown.



# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Hall Sensor</b>			
Size A4	Document Number		Rev
	<b>Ironhide APL</b>		<b>-1M</b>
Date:	Wednesday, September 21, 2016		Sheet 58 of 106

SSID = 3G

Mini Card Connector(WWAN)

Blanking


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
WWAN CONN			
Size	Document Number		Rev
A4	Ironhide APL		-1M
Date:	Wednesday, September 21, 2016		Sheet 59 of 106

SSID = SATA

# SATA HDD Connector




AC coupling caps near connector < 100 mils



EMMC

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
HDD/SSD			
Size	Document Number	Rev	
Custom	Ironhide APL	-1M	
Date:	Wednesday, September 21, 2016	Sheet	60 of 106

# SSID = Wireless Mini Card Connector(802.11a/b/g/n)



# Blanking

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Audio Jack			
Size A	Document Number		Rev
	Ironhide APL		-1M
Date: Wednesday, September 21, 2016		Sheet 62 of	106

# Blanking


EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
<div>Title</div>			
<div>SSD</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date: Wednesday, September 21, 2016</div>		<div>Sheet 63 of 106</div>	<div>1</div>


SSID = User.Interface

17 CARD1\_USB20\_P << >>  
17 CARD1\_USB20\_N << >>  
  
24 STDBY\_LED >>>  
24 POWER\_LED >>>  
24 CHARGE\_LED >>>  
24 DC\_BATFULL >>>  
  
24.89 LID\_CLOSE# <<  
24.89 LID\_CLOSE2# <<  
  
89 STDBY\_LED#\_R <<  
89 FRONT\_PWRLED#\_R <<  
89 CHARGE\_LED#\_R <<  
89 DC\_BATFULL#\_R <<  
  
18,24,89 KBC\_PWRBTN# <<  
24 Value+ <<  
24 Value- <<  
89 Value+\_R <<  
89 Value-\_R <<  
  
89 CARD1\_CON\_USB20\_P <<  
89 CARD1\_CON\_USB20\_N <<  
  
43 BAT\_RST <<


## Power button LED






## Power STDBY\_LED




## Battery LED2 (DC\_BATFULL)



## Battery LED1 (CHARGE)



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



EMMC

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.


Title LED Bard/Power Button		
Size A3	Document Number Ironhide APL	Rev -1M
Date: Wednesday, September 21, 2016	Sheet 64 of 106	



Title			
<b>Key Board/Touch Pad</b>			
Size	Document Number	Rev	
Custom	<b>Ironhide APL</b>	<b>-1M</b>	
Date: Wednesday, September 21, 2016		Sheet 65	of 106

Blanking

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>IO/POWER BOARD CONN</b>			
Size A	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 66 of	106

# Free Fall Sensor

## Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

# Blanking

SDO="H"; address="3Ah"  
\*SDO="L"; address="38h"

\*CS="H"; mode="I2C"  
CS="L"; mode="SPI"

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**G Sensor**

Size  
A

Document Number


**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016

Sheet 67 of 106



EMMC

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size	Document Number		Rev
A4	Ironhide APL		-1M
Date:	Wednesday, September 21, 2016		Sheet 68 of 106



SSID = User.Interface



## G Sensor

### Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

The default I<sup>2</sup>C address of the device is 0011000b (0x18). It is used if the SDO pin is pulled to 'GND'. The alternative address 0011001b (0x19) is selected by pulling the SDO pin to 'V<sub>DDIO</sub>'.

24,55 GSENSOR\_INT << >>  
18,24,55 SML1\_CLK << >>  
18,24,55 SML1\_DATA << >>



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**G SENSOR**

Size

Document Number

**Ironhide APL**

Rev

**-1M**


Date: Wednesday, September 21, 2016

Sheet 70 of 106

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>H Sensor</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 71 of	106

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Thunderbolt (5/5)</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 72 of	106



# Blanking

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC		
<div><div>緯創資通</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
GPU (DIGITALOUT)		
Size	Document Number	Rev
Custom	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 74 of 106

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose

**EMMC**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>GPU (VRAM I/F)</b>			
Size	Document Number		Rev
Custom	<b>Ironhide APL</b>		<b>-1M</b>
Order	Manufacturer	Part Number	QTY
	Winbond	W25Q16	100


# Blanking

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GPU (GPIO/STRAP)		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 76 of 106

# Blanking

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>GPU (POWER/GND)</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 77 of	106

# Blanking

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GPU-VRAM1,2 (1/4)		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 78 of 106

# Blanking

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>GPU-VRAM3,4 (2/4)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date: Wednesday, September 21, 2016</div>		<div>Sheet 79 of 106</div>	

# Blanking

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
GPU-VRAM5,6 (3/4)		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date: Wednesday, September 21, 2016		Sheet 80 of 106



# Blanking

EMMC

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>GPU-VRAM7,8 (4/4)</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A4</div>	<div>Ironhide APL</div>		<div>-1M</div>
<div>Date: Wednesday, September 21, 2016</div>		<div>Sheet 81 of 106</div>	

Blanking

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RT8812A VGA CORE		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 82 of 106

Blanking

Blanking

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Switchable GFX LCD(2/2)		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 85 of 106

SSID = Finger Print

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Ironhide APL</div>	Rev <div>-1M</div>
Date: Wednesday, September 21, 2016		Sheet 86 of 106

# Blanking


Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date:	Wednesday, September 21, 2016		Sheet 87 of 106

# Blanking







EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Audio Jack</b>			
Size A	Document Number		Rev
	<b>Ironhide APL</b>		<b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 88 of	106






KB



## EMMC





Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>TPM</b>			
Size	Document Number		Rev
A3	<b>Ironhide APL</b>		<b>-1M</b>
Date:	Wednesday, September 21, 2016		Sheet 91 of 106

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Finger Print		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date:	Wednesday, September 21, 2016	Sheet 92 of 106

SSID = Docking

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016

Sheet 93 of 106

SSID = Intel LAN

Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size  
A4

Document Number

**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016

Sheet 94 of 106

# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN Switch**

Size  
A4

Document Number

**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016

Sheet 95 of 106

Pin	XDP Signal Name	Target Signal	I/O	Device	Pin	XDP Signal Name	Target Signal	I/O	Device
1	OBSFN_A0	Open	I/O		2	OBSFN_A1	Open	I/O	
3	GND	GND	NA		4	OBSDATA_A[0]	Open	I/O	
5	OBSDATA_A[1]	Open	I/O		6	GND	GND	NA	
7	OBSDATA_A[2]	Open	I/O		8	OBSDATA_A[3]	Open	I/O	
9	GND	GND	NA		10	HOOK0 <sup>1</sup>	RSMRST#	I	System
11	HOOK1	BP_PWRGD_RST# <sup>1</sup>	O	System	12	HOOK2	Open	NA	
13	HOOK3	Open	NA		14	HOOK4 <sup>1</sup>	1.05V core	NA	
15	HOOK5	Open	NA		16	VCCOBS_AB	3.3V SUS	I	System
17	HOOK6	RSMRST# <sup>1</sup>	O	System	18	HOOK7	DBR# <sup>1</sup>	O	System
19	GND	GND	NA		20	TDO	JTAG_TDO	I	PCH
21	TRSTn	Open	NA		22	TDI	JTAG_TDI	O	PCH
23	TMS	JTAG_TMS	O	PCH	24	TCK1	Open	NA	
25	GND	GND	NA		26	TCK0	JTAG_TCK	O	PCH

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH XDP

Size  
A4

Document Number

Rev  
-1M

Date: Wednesday, September 21, 2016

Sheet 96 of 106



D

C

B

A |

**EMMC**

緯創資通

## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Issue	Page
1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	1-15
2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	16-30
3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	31-45
4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	46-60
5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	61-75
6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	76-90
7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	91-105
8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	106-120
9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	121-135
10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy	John H. Coatsworth	1998	Journal of International Economics	50	1	136-150

## ***Audio Jack***

Size  
A

Document Number

## Ironhide APL

Rev

**-1M**


Date: Wednesday, September 21, 2016

Sheet 97 of 106

5					4					3					2					1				
D																								
C																								
B																								
A																								
															EMMC									
															<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>									
															<div>Title</div> <div>Audio Jack</div>									
Size A					Document Number										Rev									
					Ironhide APL										-1M									
Date: Wednesday, September 21, 2016					Sheet					98					of					106				

Main Func = Debug

EMMC

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CPU_XDP</b>			
Size A	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 99 of	106

4

3

2

1

# Blanking

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

EMMC

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
table of content		
Size	Document Number	Rev
A4	Ironhide APL	-1M
Date: Wednesday, September 21, 2016		
Sheet	100	of 106

5	4	3	2	1
D				
C				
B				
A				


Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC


<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Change History</b>			
Size A4	Document Number <b>Ironhide APL</b>		Rev <b>-1M</b>
Date: Wednesday, September 21, 2016		Sheet 101 of	106

# Intel-Power Up Sequence

## G3 to S5/S4



# Intel-Power Down Sequence




EMMC


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, Taiwan, R.O.C.

Title  
Size K2  
Date: Wednesday, September 21, 2016  
Sheet 102 of 108  
Rev -1M  
Power Sequence  
Ironhide APL



# APOLLO LAKE SEQUENCE & BLOCK DIAGRAM




## S5 PWR




## S3-S0 PWR



PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram






# Thermal Block Diagram



# Audio Block Diagram



# Blanking

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

EMMC

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN Switch**

Size  
A4

Document Number

**Ironhide APL**

Rev

**-1M**

Date: Wednesday, September 21, 2016

Sheet 106 of 106